

DEPARTMENT OF COMPUTER SYSTEM ENGINEERING Digital Integrated Circuits - ENCS333

Dr. Khader Mohammad Lecture #4 Introduction The CMOS inverter

Digital Integrated Circuits

	Subject			
1	Introduction to Digital Integrated Circuits Design			
2	Semiconductor material: pn-junction, NMOS, PMOS			
3	IC Manufacturing and Design Metrics CMOS			
4	Transistor Devices and Logic Design			
	The CMOS inverter			
5	Combinational logic structures			
6	Sequential logic gates; Latches and Flip-Flops			
7	Layout of an Inverter and basic gates			
8	Parasitic Capacitance Estimation			
9	Device modeling parameterization from I-V curves.			
	Short Test			
10	Arithmetic building blocks			
	Interconnect: R, L and C - Wire modeling			
12	Timing			
	Power dissipation;			
13	SPICE Simulation Techniques (Project)			
14	Memories and array structures			
	Midterm			
15	Clock Distribution			
16	Supply and Threshold Voltage Scaling			
	Reliability and IC qualification process			
18	Advanced Voltage Scaling Techniques			
19	Power Reduction Through Switching Activity Reduction			
20	CAD tools and algorithms			

Final & Project discussion



p-substrate

DIGITAL GATES Fundamental Parameters

- Functionality
- Reliability, Robustness
- Area
- Performance
 - Speed (delay)
 - Power Consumption
 - Energy

DC Operation: Voltage Transfer Characteristic





The CMOS Inverter

CMOS Inverter VTC





- Cut-off : $I_{ds} = 0$ (for now) when $V_{gs} < V_T$
- Linear : $I_{ds} = \beta([V_{gs} V_T] V_{ds} \frac{V_{ds}^2}{2})$ when $0 < V_{ds} < V_{gs} - V_T$
- Saturation : $I_{ds} = \frac{\beta}{2}(V_{gs} V_T)^2$ (for now) when $0 < V_{gs} - V_T < V_{ds}$ This is obtained by using $V_{ds} = V_{gs} - V_T$ in the equation for linear I_{ds} (see comment two pages prior to this one)

- Cut-off :
$$V_{gs} < V_T$$

7

- Linear : $0 < V_{ds} < V_{gs}$ V_T
- Saturation : $0 < V_{gs} V_T < V_{ds}$

• Where $\beta = \frac{\mu \epsilon}{t_{ox}} (\frac{W}{L})$

Switch Model of CMOS Transistor



CMOS Inverter: Steady State Response





Switching Threshold as a Function of Transistor Ratio



11

Impact of Sizing



DC inverter Characteristics



PMOS device state? For this, assume an inverter with $V_{DD} = 5V$, $V_{T_v} = -V_{T_v} = 1V$.

V _{in}	$V_{gs_p} - V_{T_p}$	Relation	V_{ds_P}	Device state
0	-5 + 1	<	0	linear
1	-4 + 1	<	~ -1	linear
2.5	-2.5 + 1	>	~ -2.5	saturation
4	-1 + 1	>	~ -4	saturation
5	$0 + 1 \ge 0$	_	-	cutoff

• NMOS is easy to see, but how do we determine

Vout

 V_{DD}

0

Regions A, B, C, D and E based on state of P and N devices

DC characteristics, so no capacitors involved. We will talk about capacitors when we consider AC characteristics.

MOS Transistor as a Switch

Discharging a capacitor



We modeled this with:



$$i_D = i_D (v_{DS})$$
$$i_D = C \frac{dV_{DS}}{dt}$$

MOS Transistor as a Switch

Real transistors aren't exactly resistors

Look more like current sources in saturation

□ Two questions:

- Which region of IV curve determines delay?
- How can that match up with the RC model?

Transistor Discharging a Capacitor

• With a step input:



Transistor is in (velocity) saturation during entire transition from V_{DD} to $V_{DD}/2$

Switching Delay

In saturation, transistor basically acts like a current source



Switching Delay (with Output Conductal

• Including output conductance:



For "small" λ:

$$t_{p} \approx \frac{C(V_{DD}/2)}{(1+\lambda V_{DD})I_{DSAT}}$$

The Transistor as a Switch



The Transistor as a Switch

Table 3.3 Equivalent resistance R_{eq} (*W*/*L*= 1) of NMOS and PMOS transistors in 0.25 µm CMOS process (with $L = L_{min}$). For larger devices, divide R_{eq} by *W*/*L*.

V_{DD} (V)	1	1.5	2	2.5
NMOS (kΩ)	35	19	15	13
PMOS (kΩ)	115	55	38	31

Mapping between analog and digital signals



Definition of Noise Margins



Noise Margin

- NM_H and NM_L are the high-side and low-side noise margins.
- The high output excursion should not be larger than the high input excursion. Same for the low excursions. If this is violated, then the corresponding noise margin is negative.
- Why worry about it? Perhaps the V_{DD} or GND of the driver glitches relative to the driven gate. In that situation, I want to know what magnitude of glitch can I tolerate before a wrong value is interpreted.





The Ideal Gate



$$R_i = \infty$$
$$R_o = 0$$







Fan-in and Fan-out



VTC of Real Inverter



Delay Definitions







 $T = 2 \times t_p \times N$

Power Dissipation

$$\begin{split} P_{peak} &= i_{peak} V_{supply} = max(p(t))) \\ P_{av} &= \frac{1}{T} \int_{0}^{T} p(t) dt = \frac{V_{supply}}{T} \int_{0}^{T} i_{supply}(t) dt \end{split}$$

Power-Delay Product

$$PDP = t_p \times P_{av}$$

= Energy dissipated per operation

CMOS Properties

- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation
- Direct path current during switching

Voltage Transfer Characteristic

CMOS Inverter Load Characteristics





 $\mathbf{U}\mathbf{U}$




Gate Switching Threshold



CMOS Inverter VTC

- In linear region :
 - Channel resistance = $R_{c_{lin}}$ = $\lim_{V_{ds} \to 0} (\frac{dI_{ds}}{dV_{ds}})^{-1}$ = $\frac{1}{\beta(V_{gs} - V_T)}$
 - Depends on Vgs
 - Transconductance = $g_m = \left(\frac{dI_{ds}}{dV_{gs}}\right) = \beta V_{ds}$
 - Higher current gain with higher V_{ds}
- In saturation region :
 - Transconductance = $g_m = (\frac{dI_{ds}}{dV_{gs}}) = \beta(V_{gs} V_T)$



MOS Transistor Small Signal Model



	g _m	r _o
linear	kV _{DS}	$[k(V_{GS} V_{T} V_{DS})]^{-1}$
saturation	$k(V_{GS} V_T)$	1/N _D

Determining V_{IH} and V_{IL}

At
$$V_{IH}$$
 (V_{IL}): $\frac{\partial V_{out}}{\partial V_{in}} = -1$

small-signal model of inverter



$$g = \frac{v_{out}}{v_{in}} = -(g_{mn} + g_{mp}) \times (r_{on} \parallel r_{op}) = -1$$

Propagation Delay

CMOS Inverter: Transient Response



CMOS Inverter Propagation Delay



Computing the Capacitances



V_{out}

 \mathcal{C}_{L}







Capacitor	Expression				
C _{gd1}	2 CGD0 W _n				
C _{gd2}	2 CGD0 W _p				
C _{db1}	$K_{eqn} (AD_n CJ + PD_n CJSW)$				
C _{db2}	K _{eqp} (AD _p CJ + PD _p CJSW)				
Cg3	$C_{ox} W_n L_n$				
Cg4	C _{ox} W _p L _p				
C _w	From Extraction				
C_L	Σ				

CMOS Inverters



The Miller Effect



"A capacitor experiencing identical but opposite voltage swings at both its terminals can be replaced by a capacitor to ground, whose value is two times the original value."

Impact of Rise Time on Delay



Delay as a function of V_{DD}



Where Does Power Go in CMOS?

Dynamic Power Consumption

Charging and Discharging Capacitors

Short Circuit Currents

Short Circuit Path between Supply Rails during Switching

• Leakage

Leaking diodes and transistors

Dynamic Power Dissipation



Power = Energy/transition $*f = C_L * V_{dd}^2 * f$

- Not a function of transistor sizes!
- Need to reduce C_L , V_{dd} , and f to reduce power.

Power Dissipation

• Energy from power supply needed to charge up the capacitor:

$$E_{ch} \arg e = \int V_{DD} i(t) dt = V_{DD} Q = V_{DD}^2 C_L$$

• Energy stored in capacitor:

$$E_{store} = 1/2C_L V_{DD}^2$$

• Energy lost in p-channel MOSFET during charging:

$$E_{diss} = E_{charge} - E_{store} = 1/2C_L V_{DD}^2$$

• During discharge the n-channel MOSFET dissipates an identical amount of energy. •If the charge/discharge cycle is repeated f times/second, where f is the clock frequency, the dynamic power dissipation is:

$$P = 2E_{diss} * f = C_L V_{DD}^2 f$$

In practice many gates do not change state every clock cycle which lowers the power dissipation. 52

Impact of Technology Scaling

Technology Evolution

.

Year of Introduction	1994	199 7	2000	2003	2006	2009
Channel length (µm)	0.4	0.3	0.25	0.18	0.13	0.1
Gate oxide (nm)	12	7	6	4.5	4	4
V_{DD} (V)	3.3	2.2	2.2	1.5	1.5	1.5
V_T (V)	0.7	0.7	0.7	0.6	0.6	0.6
NMOS I_{Dsat} (mA/ μ m)	0.35	0.27	0.31	0.21	0.29	0.33
$(@V_{GS} = V_{DD})$						
PMOS I _{Dsat} (mA/µm)	0.16	0.11	0.14	0.09	0.13	0.16
$(\textcircled{O} V_{GS} = V_{DD})$						

Technology Scaling (1)



Technology Scaling (2)



Number of components per chip

Propagation Delay Scaling



Technology Scaling Models

• Full Scaling (Constant Electrical Field)

ideal model — dimensions and voltage scale together by the same factor *S*

Fixed Voltage Scaling

most common model until recently — only dimensions scale, voltages remain constant

General Scaling

most realistic for todays situation — voltages and dimensions scale with different factors

Delay as a function of VDD





NMOS/PMOS ratio



$$\beta = W_p / W_n$$

Inverter Chain/Sizing

If CL is given: - How many stages are needed to minimize the delay? How to size the inverters? May need some additional constraints.

- Minimum length devices, L=0.25µm
- Assume that for WP = 2WN = 2W
- same pull-up and pull-down currents
- approx. equal resistances RN = RP
- approx. equal rise tpLH and fall tpHL delays
- Analyze as an RC network

$$R_P = R_{unit} \left(\frac{W_P}{W_{unit}} \right)^{-1} \approx R_{unit} \left(\frac{W_N}{W_{unit}} \right)^{-1} = R_N = R_W$$

Delay (D):
$$t_{pHL} = (\ln 2) R_N C_L$$
 $t_{pLH} = (\ln 2) R_P C_L$

Load for the next stage:

$$C_{gin} = 3 \frac{W}{W_{unit}} C_{unit}$$



62







Delay = $kR_W(C_{int} + C_L) = kR_WC_{int} + kR_WC_L = kR_WC_{int}(1 + C_L/C_{int})$ = Delay (Internal) + Delay (Load)



nFET vs. pFET

$$R_{n} = \frac{1}{\beta_{n}(V_{DD} - V_{Tn})} \qquad \beta_{n} = \mu_{n}C_{ox}\left(\frac{W}{L}\right)_{n}$$
$$R_{p} = \frac{1}{\beta_{p}(V_{DD} - |V_{Tp}|)} \qquad \beta_{p} = \mu_{p}C_{ox}\left(\frac{W}{L}\right)_{p}$$
$$\frac{\mu_{n}}{\mu_{p}} = r \qquad \text{Typically}$$
$$(2..3)$$

(µ is the carrier mobility through device)

(We will return to this later ...)

See notes for sizing

Nwell – dashed brown outline

Note, nwell not fully shown. What is also not shown?



Well tap and substrate taps not shown



N diffusion – brown

Sits in the p substrate. Not shown is the substrate tap



P diffusion – yellow

Sits in the nwell



poly – green

Transistor occurs whereever there is poly over diffusion. In this case we have 2 transistors: 1 NMOS and 1 PMOS



NMOS in yellow circle PMOS in white circle



Contacts

Contact are used to connect both diffusion to M1 (yellow lines) and poly to M1 (purple lines)
Layout of an inverter to help identify the layers

M1 – first real routing layer

M1 is used here to connect VCC, VSS and the output and to route the input to the poly



Layout of an inverter to help identify the layers

Via 1 connects M1 to M2

In this case the output of the Inverter does not go to M2



Layout of an inverter to help identify the layers

M2 routes horizontally



CMOS Inverters → buffer



Latchup in CMOS



- There exist parasitic bipolar transistors (PNP and NPN) in a CMOS structure.
- Additionally the well and substrate have resistances *R_W* and *R_S* respectively.
- Latchup behavior slowed the introduction of CMOS
- Avoiding latchup is done by keeping R_W and R_S low.
 - This is done by substrate contacts.
 - When there is a substrate contact, current preferentially flows into the substrate contact, instead of the p-well or n-substrate.
 - Effectively, then, R_S is in parallel with a very small resistance to the PMOS substrate contact, and therefore R_S does not carry enough current to forward bias the base-emitter junction.